A compact FPGA-based microcoded coprocessor for exponentiation in asymmetric encryption

L. Rodriguez-Flores*, Miguel Morales-Sandoval†, R. Cumplido*, C. Feregrino-Uribe*, I. Algreso-Badillo‡

*Instituto Nacional de Astrofisica, Optica y Electronica (INAOE), Tonantzintla, Mexico
lrodriguez@inaoep.mx
†Cinvestav Unidad Tamaulipas, Mexico
‡Ingenieria en Tecnologias de la Informacion, Universidad Politecnica de Tlaxcala, Mexico

Abstract—Exponentiation in multiplicative groups is the most time-consuming and critical operation for implementing asymmetric cryptography for key exchange, digital signatures, and digital envelopes in security protocols. Most of the designs previously reported to support this operation are mainly devoted to achieve the highest performance. However, in current computing paradigms highly dominated by interconnected small, computing-constrained devices, small but efficient cryptographic hardware designs are better preferred. This paper presents a novel coprocessor for exponentiation, having as main design goal to have a compact design well suited for constrained computing environments. As key aspect, the proposed coprocessor uses a microprogramming approach together with a pipelined datapath that processes operands digit-by-digit. The coprocessor is designed to exploit the available resources in modern FPGAs, thus reducing the usage of standard logic. The experimental results reveal that our design achieves better efficiency than other implementation approaches.

I. INTRODUCTION

Asymmetric (public key) cryptosystems, such as RSA, DSA, DH, and ElGamal, base their security in the logarithm discrete problem [1]. For a multiplicative group $\mathbb{F}_p^*$, it is common to refer to exponentiation in $\mathbb{F}_p^*$ or $\mathbb{F}_p$ indistinctly. The exponentiation $g^x$ is the most time-consuming operation in public key cryptosystems. That is why several custom hardware modules have been proposed to accelerate this costly operation, most of the related works have had the main design goal of high performance and throughput [2].

However, with the advent of new computing paradigms as the Internet of Things (IoT), recently a design goal in constrained computing resources available.

Field Programmable Gateway Arrays (FPGAs) are already used in emerging IoT applications such as Smart City infrastructure, Smart Grid, intelligent factory automation, etc [3]. Furthermore, FPGAs have been successful implementation platforms for cryptography algorithms, and for compact designs [4]. Compact designs in modern FPGAs is mainly achieved by taking advantage of the high-performance capabilities of embedded IP-cores such as DSP48E and Block Ram memories (BRams) [5], [6].

In this paper, we explore the design of compact hardware for $\mathbb{F}_p$ exponentiation having as key features:

- The implementation of a low area datapath that processes the digits of the operands digit-by-digit. This allows to propose a hardware architecture with a simplified datapath. When this design is implemented in the modern FPGAs recommended for IoT applications, less standard logic is used but the embedded IP blocks are used as much as possible.
- A more compact design is obtained by implementing the control unit using a microprogramming approach. $\mathbb{F}_p$ exponentiation hardware found in the literature usually implement the control logic as a FSM to orchestrate the dataflow and algorithm execution. However, in this work we demonstrate that the microprogramming approach is a good alternative since the control unit is simplified and the associated area reduced.

The proposed design was described in VHDL, prototyped and validated for the Xilinx Virtex 7 FPGA. Different operand and digit sizes were considered during experimentation, leading to various configurations for the memory blocks and datapath. As a result, it was possible to find those configurations that achieve smaller area, higher throughput, or higher efficiency.

The rest of this paper is organized as follows: Section II briefly reviews exponentiation in $\mathbb{F}_p$. The proposed compact architecture for $\mathbb{F}_p$ exponentiation is presented in Section III. Section IV describes and discusses the experimentation results. Finally, Section V summarizes contributions of this work and gives directions for future work.

II. $\mathbb{F}_p$ EXPONENTIATION

Modular exponentiation is often implemented using the Montgomery Powering Ladder exponentiation (MPL) algorithm (Algorithm 1) that is a constant time algorithm resistant to Simple Power Analysis attacks [7].

The modular multiplication is the underlying operation in $\mathbb{F}_p$ exponentiation. The Montgomery method [8] has been used extensively for modular multiplication because it uses simpler
and less costly operations as additions and shifts, well suited for hardware implementations.

A. Montgomery method

Montgomery multiplication is defined as follows. Let the modulus \( p \) be an integer number of \( N \)-bits, \( 2^{N-1} < p < 2^N \). Let \( R \) and \( p \) being relative primes, this means \( \gcd(p, R) = 1 \). Thus, it is possible to compute the numbers \( R^{-1} \) and \( p' \) using the identity \( R \times R^{-1} + p \times p' = 1 \), with \( 0 < R^{-1} < p \) and \( 0 < p' < R \), using methods such as the extended Euclidean Algorithm.

The Montgomery product of two numbers \( A, B \in \mathbb{F}_p \) is defined by equation 1, where \( A', B' \) are the Montgomery numbers corresponding to \( A, B \) respectively, and \( A' = A \times R \mod p \), \( B' = B \times R \mod p \).

\[
\text{MMult}(A, B) = C' = A' \times B' \times R^{-1} \mod p \tag{1}
\]

The Montgomery algorithm has a significant advantage when many consecutive multiplications are required, since number conversions will be only required at the beginning and the end of the accumulative multiplications, such as in \( \mathbb{F}_p \) exponentiation.

Algorithm 1 Montgomery Powering Ladder algorithm for \( \mathbb{F}_p \) exponentiation

Require: \( m \in \mathbb{F}_p \)
Require: \( e = (e_{L-1}, \ldots, e_0) \in \mathbb{N} \)
Ensure: \( m^e \mod p \)
1: \( R_0 \leftarrow 1; \)
2: \( R_1 \leftarrow m; \)
3: for \( i = L - 1 \) downto 0 do
4: if \( e_i = 1 \) then
5: \( R_0 \leftarrow R_0 \times R_1 \mod p; \)
6: \( R_1 \leftarrow R_1 \times R_1 \mod p; \)
7: else
8: \( R_0 \leftarrow R_0 \times R_0 \mod p; \)
9: \( R_1 \leftarrow R_1 \times R_0 \mod p; \)
10: end if
11: end for
12: return \( R_0 \).

B. Digit-digit \( \mathbb{F}_p \) exponentiation

Due to the large operands size (1024-4096 bits) usually required in some logarithm discrete based cryptosystems, parallel implementations of \( \mathbb{F}_p \) exponentiation consume a high number of area resources and thus of energy. One approach to shrink down the hardware designs is not to process operands in parallel but iteratively by means of a digit-based processing approach [9], [6].

A small, digit-based design for \( \mathbb{F}_p \) multiplication, as the one proposed in [9] can be used to compute the partial multiplications in lines 5.6 and 8.9 of Algorithm 1. The design in [9] uses a digit-by-digit processing approach, which has the following advantages:

- Operands can be stored in memory blocks, each operand’s digit stored in a memory word (sequential data access but parallel processing).
- The datapath complexity will depend on the digit size instead of the operand size (scalable design).
- Smaller width of datapath and processing modules i.e., multipliers (compact designs).

III. HARDWARE DESIGN FOR DIGIT-DIGIT \( \mathbb{F}_p \) EXPONENTIATION

In this work, we retake the digit-by-digit processing approach proposed in [9] and apply it to construct a functional \( \mathbb{F}_p \) exponentiator, well suited to accelerate that costly operation in cryptographic protocols.

The drawback with the algorithm proposed in [9] is the use of a shift register to store the partial results of the multiplication. Since the result (in a shift register) must be used as the next input operand (in block memory), it would be used more logic than needed and additional latency will be required to transfer data from the shift register to the memory at each iteration.

In order to serves as a building block for constructing the \( \mathbb{F}_p \) exponentiation, in this work we redesign the compact multiplier presented in [9]. Main changes include:

- Removing the shift register and use a memory block to store the digits of partial results.
- Modification of the control logic in the multiplier, allowing that the memory block for the partial multiplication reads and writes in the same memory address.
- The frequency of the hardware implementation was improved by adding more register for specific variables in the digit-by-digit processing algorithm.

Algorithm 2 is the modified version of the algorithm originally presented in [9]. From this algorithm, we provide a new functional hardware architecture (Figure 1) for Montgomery multiplication that keeps all the operand and result in external memory blocks and perform the processing under a digit-by-digit fashion. The result is obtained iteratively and stored in memory A.

Algorithm 2 Digit-digit Montgomery algorithm

Require: \( X = \sum_{i=0}^{\beta-1} X_i \beta^i \), \( Y = \sum_{i=0}^{\beta-1} Y_j \beta^j \), \( p = \sum_{i=0}^{\beta-1} p_i \beta^i \).
Ensure: \( A = \sum_{i=0}^{\beta-1} a_i \beta^i = X \times Y \times R^{-1} \mod p \)
1: \( A \leftarrow 0; \)
2: for \( i = 0 \) to \( n - 1 \) do
3: \( c_0 \leftarrow 0; \)
4: for \( j = 0 \) to \( n - 1 \) do
5: \( s_j \leftarrow [A_j + X_j \times Y_j]; \)
6: if \( j = 0 \) then
7: \( q_j \leftarrow (s_j \times p') \mod \beta; \)
8: end if
9: \( r_j \leftarrow q_j \times p_j; \)
10: \( \{c_{j+1}, t_j\} \leftarrow s_j + r_j + c_j; \)
11: if \( j > 0 \) then
12: \( A_{j-1} \leftarrow t_j; \)
13: end if
14: end for
15: \( A_{n-1} \leftarrow c_n; \)
16: end for
17: return \( A \).

Although the digit-by-digit processing approach simplifies the design, the control logic for data routing and algorithm execution becomes more elaborated. The control block is required to manage memory addresses, multiplexers, set/reset registers, and enable/disable write memories.

The MPL architecture can be implemented using two independent Montgomery datapath multipliers. At each iteration, it is required to compute one square and one multiplication
over different parameters. The first multiplier always takes \( R0 \) as one input, and the second multiplier always takes \( R1 \). The second input operand in each multiplier depends on the current bit tested in the exponent. Additionally, to implement the square operation, dual port memories are required because the same operand in memory must be assigned to the two input buses in the multiplier.

Furthermore, it is not possible to overwrite the memories of operands, operands must be kept and used in the next iterations of Algorithm 2, at least during an entire \( i \) iteration. Consequently, two temporary memories \( R00 \) and \( R11 \) are required. Firstly, the operands are stored in \( R0 \) and \( R1 \) and the partial results are written in \( R00 \) and \( R11 \), but in the next iteration, \( R00 \) and \( R11 \) now store the operands and \( R0 \) and \( R1 \) the partial results.

At each partial Montgomery multiplication control signals and memory addresses are the same for both datapaths, thus a single control logic module can be used and shared by both Montgomery multipliers. Another control logic module is still needed to orchestrate the dataflow of Algorithm 1 and control signals of the four memories (\( R0, R1, R00, R11 \)). The MPL architecture design is shown in Figure 2.

At each iteration of Algorithm 2, the control signals are identical. Consequently, it is possible to store only the signals for one iteration and read them many times. In the previous example, it is required to store only 65 control signals and read them 64 times. The microcode for the architecture in Figure 2 is presented in the Table I. The address of the Bram-m memories is used as the index to count how many times the microcode is read. We propose to use the block memory that stores the operand \( P \) to store the microcode, and use a dual port memory; one port to read the operand \( P \) and the other to read the microcode.

The control module for the Montgomery multiplier implemented with a FSM only depends on the actual state. The FSM is mainly constructed with counters, comparators, and registers. An FSM implementation requires a considerable amount of standard logic to implement all these components together with the logic to enable or disable control signals in those components depending on the current state. Contrary, a microprogramming approach stores the necessary signals in a memory, and only logic to read these instructions is needed as well as a memory block to store the microprogram.

Suppose that the operand has size = 1024 and the digit size is \( k = 16 \), so there are \( 1024/16 = 64 \) digits per operands, all of them sequentially accessed but processed in parallel. Since the latency in the Montgomery multiplier is \( 64+65+4 = 4162 \), a Montgomery multiplication, for this example, takes 4162 cycles. Note that at each \( i \) iteration of Algorithm 2, the control signals are identical. Consequently, it is possible to store only the signals for one iteration and read them many times. In the previous example, it is required to store only 65 control signals and read them 64 times. The microcode for the architecture in Figure 2 is presented in the Table I. The address of the Bramm memory is used as the index to count how many times the microcode is read. We propose to use the block memory that stores the operand \( P \) to store the microcode, and use a dual port memory; one port to read the operand \( P \) and the other to read the microcode.

### IV. Implementation Results

All the design of the MPL was modeled in VHDL, validated in simulations with Modelsim 10.4, and synthesized for the Virtex 7 Xilinx FPGA using ISE 14.7. The datapath and the control logic (FSM and microprogramming) modules of the exponentiator were independently implemented obtaining the results shown in Tables II and III, respectively.
Most of the logic in the datapath are multipliers and adders which are implemented by the embedded DSP modules. Contrary to the datapath, the hardware resources for the control unit decrease with bigger digits in the FSM approach, but in the microprogramming approach the resources do not vary.

The MPL exponentiator architecture was implemented with $k = 16, 32, 64$ bits digit sizes and 1024 bits operand size, obtaining the results shown in Table IV. The microprogramming control reduces the required slices and increments the efficiency. With $k = 16$ is obtained the best efficiency. Thus, 2048 and 4096 bits operand sizes were tested with $k = 16$ digit size, shown in Table V. From these results, it seems that the digit size affects the required slices more than the operand size. If the operand size is incremented, the datapath does not need to be modified, but the control logic needs to use bigger counters and comparators. Invariably, the architecture requires more clock cycles when the operands’ size increases.

Table VI show a comparison with the state of the art works. Okzusoglu [5] presents a compact hardware architecture for exponentiation. However, our proposed architecture is smaller than [6] and outperforms implementations in [5] [6] in terms of efficiency.

### Table III
<table>
<thead>
<tr>
<th>Digit</th>
<th>Slices</th>
<th>BRams</th>
<th>DSP</th>
<th>Freq. (MHz)</th>
<th>Throughput (Mbps)</th>
<th>Efficiency (Kbps/slice)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>447.42</td>
<td>210.08</td>
<td>0.012</td>
</tr>
<tr>
<td>32</td>
<td>9</td>
<td>0</td>
<td>0</td>
<td>397.93</td>
<td>227.58</td>
<td>0.012</td>
</tr>
<tr>
<td>64</td>
<td>15</td>
<td>0</td>
<td>0</td>
<td>398.40</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table VI presents a comparison with the state of the art works. Okzusoglu [5] presents a compact hardware architecture for a modular exponentiation based on the Montgomery method and MPL, using a systolic array approach. To the author’s knowledge, [6] is the most compact implementation of $\mathbb{F}_p$ exponentiation. However, our proposed architecture is smaller than [6] and outperforms implementations in [5] [6] in terms of efficiency.

### Table VI
<table>
<thead>
<tr>
<th>Work</th>
<th>Alg.</th>
<th>FPGA</th>
<th>Area (slices)</th>
<th>Freq. (MHz)</th>
<th>Thrg (Mbps)</th>
<th>Efficiency (Kbps/slice)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[5]</td>
<td>MPL</td>
<td>Spartan-6</td>
<td>1899</td>
<td>119.05</td>
<td>128.84</td>
<td>0.03</td>
</tr>
<tr>
<td>[2]</td>
<td>k=24</td>
<td>LSB</td>
<td>Vortex-5</td>
<td>4060</td>
<td>384.62</td>
<td>503.60</td>
</tr>
<tr>
<td>[10]</td>
<td>MPL</td>
<td>Spartan-6</td>
<td>3218</td>
<td>346.02</td>
<td>322.01</td>
<td>0.10</td>
</tr>
<tr>
<td>[11]</td>
<td>LSH</td>
<td>Vortex-5</td>
<td>6776</td>
<td>401.00</td>
<td>547.40</td>
<td>0.11</td>
</tr>
<tr>
<td>[6]</td>
<td>k=32</td>
<td>LSH</td>
<td>Vortex-7</td>
<td>1060</td>
<td>485.00</td>
<td>539.85</td>
</tr>
<tr>
<td>our (k=32)</td>
<td>MPL</td>
<td>Vortex-7</td>
<td>84</td>
<td>208.53</td>
<td>50.00</td>
<td>0.29</td>
</tr>
</tbody>
</table>

### Table IV
<table>
<thead>
<tr>
<th>Digit</th>
<th>Slices</th>
<th>BRams</th>
<th>DSP</th>
<th>Freq. (MHz)</th>
<th>Throughput (Mbps)</th>
<th>Efficiency (Kbps/slice)</th>
</tr>
</thead>
<tbody>
<tr>
<td>16</td>
<td>8</td>
<td>0</td>
<td>0</td>
<td>208.33</td>
<td>0.050</td>
<td>0.595</td>
</tr>
<tr>
<td>32</td>
<td>213</td>
<td>6</td>
<td>22</td>
<td>109.20</td>
<td>0.102</td>
<td>0.482</td>
</tr>
<tr>
<td>64</td>
<td>607</td>
<td>11</td>
<td>66</td>
<td>89.62</td>
<td>0.322</td>
<td>0.531</td>
</tr>
<tr>
<td>16 (FSM)</td>
<td>104</td>
<td>6</td>
<td>8</td>
<td>192.41</td>
<td>0.046</td>
<td>0.444</td>
</tr>
<tr>
<td>32 (FSM)</td>
<td>226</td>
<td>6</td>
<td>22</td>
<td>99.60</td>
<td>0.093</td>
<td>0.444</td>
</tr>
<tr>
<td>64 (FSM)</td>
<td>374</td>
<td>10</td>
<td>66</td>
<td>101.21</td>
<td>0.288</td>
<td>0.503</td>
</tr>
</tbody>
</table>

### Table V
<table>
<thead>
<tr>
<th>Size</th>
<th>Slices</th>
<th>BRams</th>
<th>DSP</th>
<th>Freq. (MHz)</th>
<th>Throughput (Mbps)</th>
<th>Efficiency (Kbps/slice)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1024</td>
<td>84</td>
<td>6</td>
<td>8</td>
<td>208.33</td>
<td>0.050</td>
<td>0.595</td>
</tr>
<tr>
<td>2048</td>
<td>105</td>
<td>6</td>
<td>8</td>
<td>207.38</td>
<td>0.025</td>
<td>0.239</td>
</tr>
<tr>
<td>4096</td>
<td>93</td>
<td>6</td>
<td>8</td>
<td>210.08</td>
<td>0.012</td>
<td>0.134</td>
</tr>
</tbody>
</table>

### V. Conclusions
A compact design for exponentiation in $\mathbb{F}_p$, well suited for implementing asymmetric encryption over constrained small computing devices was discussed. A key feature to achieve compactness without loss of efficiency was to use a digit-by-digit computing approach and implement the control logic using microcoding. The proposed hardware design can be used in embedded security applications based on the discrete logarithm problem. Further research can be conducted to use the ideas presented here to obtain a compact design for cryptosystems based on the Elliptic Curve Discrete Logarithm Problem.

### References